AndrewFowler90@gmail.com (850) 261-1361

Education	<ul> <li>University of Florida located in Gainesville, FL.</li> <li>Major: Computer Engineering (Hardware) awarded 2013</li> </ul>
Notable Skills	<ul> <li>UVM, SystemVerilog – Used while writing testbench code</li> <li>Computer Architecture – Validation on out of order A-class ARM cores used in premium mobile, clamshell laptops and servers.</li> <li>Scripting Languages- Python for instruction generation from XML and Ruby for log parsing and RTL generation from Excel spreadsheets.</li> <li>Atlassian products such as Bamboo for continuous integration of smokes and Jira for bug reporting.</li> </ul>
Work Experience	<ul> <li>Design Engineer, ARM; Austin, TX; June 2015 - Present</li> <li>Front end validation for a superscaler out of order processor on the Decode, Rename, Issue, and Commit units all written in system verilog in a UVM test bench environment using mostly random testing and assertion testing.</li> <li>Recreate customer fails with directed tests and work with them to create a software solution.</li> <li>Wrote models for units that interact with the core including loadstore and fetch along with all drivers and checkers for each boundary.</li> <li>Scripts written in python and perl including instruction generation, coverage generation, and architecture rule checking.</li> <li>Graduate Design Engineer- 3 rotations, ARM; Austin, TX; Jan 2014 - June 2015</li> <li>Validation for Level 2 cache which mostly involved coherency checking and interaction with the interconnect.</li> <li>Performance testing for an enterprise DDR Memory controller. Deep dive into where latency was coming from and how to reduce it.</li> <li>Implementation for the full CPU layout on Cortex-A57 mostly working with tools and TCL scripting.</li> <li>Design Engineer Intern, ARM; Austin, TX; Summer 2013</li> <li>Worked on the validation team for the loadstore unit in the new Corex A57 ARM core that will go in higher power envelope devices such as tablets.</li> <li>Used Data preloading so we could have more useful cycles sooner in the test. Adding nonzero data, changing line states, et all allowed for higher quality checks while the testbench would have been waiting for cache fills.</li> <li>Product Development Co-op Engineer, AMD; Austin, TX; Fall 2011 and Fall 2012</li> <li>High Speed I/O Advanced Testing and Characterization team</li> <li>All analog PHY testing with PCle, DisplayPort, and USB phys.</li> <li>Worked with Verigy and Credence Automated Test Equipment</li> <li>Automated data processing using Perl and Genesis.</li> <li>Gained teamwork skills while working on collaborative projects.</li> </ul>

Check out my website for more info: http://plaza.ufl.edu/andarooo/